Diseño de un prototipo de procesador SOFT-CORE para aplicaciones en nodos de wsn
Abstract
Las redes de sensores inalámbricos son redes ad-hoc, ya que se despliegan según una amplia gama de aplicaciones. Están constituidas por nodos sensores que cuentan con procesadores de propósito general y una o más estaciones bases. Los procesadores de los nodos no están optimizados para las necesidades de las diferentes aplicaciones de estas redes.
Una alternativa a estos procesadores, es un procesador soft-core optimizado respecto de la problemática particular de los requerimientos de la WSN. Este trabajo tiene como objetivo el diseño de un procesador soft-core con esas características.
Palabras claves: WSN, FPGA, nodos, reconfigurable, soft-core
Downloads
References
Alcides Montoya, Diana Carolina Restrepo and Demetrio Arturo Ovalle, “Artificial Intelligence for Wireless Sensor Networks Enhancement”, disponible en: http://www.intechopen.com/books/smart wireless-sensor networks/artificialintelligence for wireless sensor networks enhancement.
Andre Mota, Leonardo B. Oliveira, Georgia P. Safe, Felipe F. Rocha, Ramon Riserio, Antonio A. F. Loureiro, Claudionor J.N. Coelho Jr., Hao Chi Wong1 and Eduardo Nakamura, WISENEP: “A Network Processor for Wireless Sensor Networks”, Federal University of Minas Gerais (UFMG), Brazil.
Juan Valverde, Andres Otero, Miguel Lopez, Jorge Portilla, Eduardo de la Torre and Teresa Riesgo, “Using SRAM Based FPGAs for Power-Aware High Performance Wireless Sensor Networks”, ISSN 1424-8220, www.mdpi.com/journal/sensors, Sensors 2012.
Lucas Iacono, Pablo Godoy, Ricardo Cayssials, Osvaldo Marianetti, Carlos García Garino, “Programmable Logic Devices in Sensor Networks: A Survey”, ITIC, Instituto Universitario para las Tecnologías de la Información y las Comunicaciones.
Manoranjan Das, Banoj Kumar Panda, “Prototyping a Wireless Sensor Node using FPGA for Mines Safety Application”, ACEEE Int. J. on Electrical and Power Engineering, Vol. 02, No. 02, August 2011.
Minh Duy Nguyen, “Reconfigurable Wireless Sensor Networks: A Survey and Future Works”, Embedded and Distributed Systems & Software Technical University Darmstadt, 21.12.2007.
S. Commuri, V. Tadigotla and M. Atiquzzaman, “Reconfigurable Hardware Based Dynamic Data Aggregation in Wireless Sensor Networks”, International Journal of Distributed Sensor networks, 4: 194-212, 2008.
Y. E. Krasteva, J. Portilla, J. M. Carnicer, E. de la Torre, T. Riesgo, “Remote HW-SW Reconfigurable Wireless Sensor Nodes”, 978-1-4244-1766-7/08/2008 IEEE.
Yan Sun, Le Li, Hong Luo, “Design of FPGA-Based Multimedia Node for WSN”, Wireless Communications, Networking and Mobile Computing (WiCOM), 2011 7th International Conference.
Yibin Li, Zhiping Jia, Fucai Liu, “Remotely Run-Time FPGA Based WSN Node”, Future Computing, Communication, Control and ManagementLecture Notes in Electrical Engineering Volume 144, 2012, pp 57-63.
Ying Zhang, “Design of FPGA-Based Multimedia Node for WSN”, Future Wireless Networks and Information Systems, Volume 2, Springer, Jan 23, 2012.
Arredondo Vidal Tomás. Estructuras de Computadores Digitales. Diseño de un Procesador Multiciclo. Material de apoyo del texto de David Patterson, John Hennessy, "Computer Organization & Design", (segunda y tercera edición),Morgan Kaufmann, CA. 2005
The articles published in the journal Ciencia y Tecnología are the exclusive property of their authors. Their opinions and content belong to their authors, and the Universidad de Palermo declines all responsibility for the rights that may arise from reading and/or interpreting the content of the published articles.
The reproduction, use or exploitation by any third party of the published articles is not authorized. Its use is only authorized for exclusively academic and/or research purposes.
